CN1043839A - Semiconductor integrated circuit - Google Patents

Semiconductor integrated circuit Download PDF

Info

Publication number
CN1043839A
CN1043839A CN89109119A CN89109119A CN1043839A CN 1043839 A CN1043839 A CN 1043839A CN 89109119 A CN89109119 A CN 89109119A CN 89109119 A CN89109119 A CN 89109119A CN 1043839 A CN1043839 A CN 1043839A
Authority
CN
China
Prior art keywords
circuit
logical
integrated circuit
signal
unit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN89109119A
Other languages
Chinese (zh)
Other versions
CN1022077C (en
Inventor
理查德·朱利·克立弗
肯尼思·奥斯汀
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NXP USA Inc
Original Assignee
Pilkington Micro Electronics Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Pilkington Micro Electronics Ltd filed Critical Pilkington Micro Electronics Ltd
Publication of CN1043839A publication Critical patent/CN1043839A/en
Application granted granted Critical
Publication of CN1022077C publication Critical patent/CN1022077C/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/1778—Structural details for adapting physical parameters
    • H03K19/17792—Structural details for adapting physical parameters for operating speed
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17704—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17724—Structural details of logic blocks
    • H03K19/17728—Reconfigurable logic blocks, e.g. lookup tables

Landscapes

  • Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Logic Circuits (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Amplifiers (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)

Abstract

The present invention relates to the disclosed semiconductor integrated circuit that constitutes logic circuit array among the GBB-2180382.This array program can constitute a plurality of NOT-AND gates (G1) therein and finish various logic function.The present invention be more particularly directed to provide at each place, unit one can be by the accessory logic circuit (C) of control device (GCS) control, so that logical circuit and accessory logic circuit (C) are finished simple NAND logic function or simple latching logic function.

Description

Semiconductor integrated circuit
The present invention relates to include the electronic integrated circuit that can constitute logic circuit array.
The present invention is disclosed in our patent specification GB B-2180382 to constitute particularly useful in the logic circuit array (the disclosed content of GB B-2180382 is incorporated herein by reference).Logic circuit array in this specification comprises the matrix of a discrete place or unit.Each place, unit is a logical circuit that is used to finish simple logical function.Usually, simple logical function is finished by two input NOT-AND gates.
This array can be programmed to constitute various NOT-AND gates as required and finish various logic function.One of logic function is called as latch function.In the disclosed logic array, latch function utilizes four NOT-AND gates to finish in GB B-2180382.
This has a shortcoming, and the latch function that promptly needs logic array to finish is many more, and the then remaining NOT-AND gate of finishing other function is few more.This can reduce the general validity of array.
An object of the present invention is by providing an accessory logic circuit to overcome this shortcoming.It increases an accessory logic circuit in each logical circuit at each separate unit place, make each unit have bigger program capability, thereby improves the overall utilization of array.
According to the present invention, provide a kind of GB B-2180382 claim 1 to propose constructible semiconductor integrated circuit.It comprises a zone as made, wherein be formed with a plurality of logical circuits respectively at each separate unit place, each logical circuit has the ability of a limited simple logical function, and can only finish a simple logic function, also between the input and output of logical circuit, be formed with a limited signal transfer system simultaneously, bear the direct connecting path between input and output, each all is chosen as conducting state, each logical circuit is said that these paths extend to the input of first group of other logical circuit from its output, and extend to the output of second group of other logical circuit from its input, in all groups (all logical circuits), every group all different with other group, its different being characterised in that, integrated circuit also comprises an accessory logic circuit in each discrete group or unit, this accessory logic circuit is configured to such an extent that it can be controlled so that the logical circuit that constitutes the unit and accessory logic circuit can play the effect of the first or second different simple logical function selectively by control device in group or cellular logic circuit.
Accessory logic circuit comprises a phase inverter, and a phase inverter in it and the unit in the logical circuit is being arranged side by side and with back-to-back relation, with as a latch mechanism, first switching device and a second switch device job.
First switching device preferably one comprise the first and second transistorized transmission gates, this transmission gate can be input to wherein signal controlling from logical circuit for closing and opening, the second switch device comprises a single transistor, and its conducting state is controlled by above-mentioned control device.
For simplicity, control device is made of a gate control signal, when this signal exists, causes that this single transistor is in conducting state, and the result makes the transmission gate short circuit and do not work, thereby this unit is only as NOT-AND gate work.
When gate control signal does not exist, cause that this single transistor is in nonconducting state, and make transmission gate be controlled in the opening and closing state that the unit is only as latch cicuit work.
Logical circuit comprises a logic gates, and its arrangement makes input signal be shorter than the transient state time of same signal by logic gates by the transient state time of transmission gate, so cause transmission gate close and opening between quick conversion.
Another design of the present invention is with many individual unit cascades, constitutes the latch cicuit function to form shift register.
Will more easily understand the present invention by reference accompanying drawing and of the present invention one explanation of implementing example.
Accompanying drawing is the schematic diagram of two interconnect logic circuit or unit, and according to the present invention, each logical circuit all comprises an accessory logic circuit.
Referring to accompanying drawing, for simplicity, same element will be represented with same-sign in each unit.Two shown unit are main latch unit MC and controlled latch units SC.
Each unit comprises two basic input NOT-AND gate G1 and the output buffer I1 that phase inverter forms, and another phase inverter I2.Referring to master unit MC, the input CK of door G1 is sent to the unit with clock signal from multiplex adapter MUX1, and another input D is sent to data-signal the unit from another multiplex adapter MUX2.
Accessory logic circuit C is connected between NOT-AND gate G1 and the output buffer I1.By being used to control signal (BS also provides control signal for multiplex adapter MUX1 and MUX2), make accessory logic circuit that the NOT-AND gate function of unit is become the latch cicuit function from bit memory BS.
Accessory logic circuit comprises an additional phase inverter I3, it with I2 in existing logical circuit in parallel with have back-to-back relation, and be arranged to play the effect of latch mechanism.Comprise also that in addition a phase inverter I4 is used for the clock signal from the input CK of unit MC is converted into the transistor T 2 of cell S C.
Also have two switching devices in the circuit, first switching device comprises the transistor T of two reversed polarity 1And T 2, their transmission gates that forms in parallel.The second switch device is a single transistor T 3As a simple switch.
Be in operation, to unit (comprising logical circuit and accessory logic circuit) select so that its as NOT-AND gate work or as latch work, this selection is subjected to gate control signal GCS control, this signal GCS produces from bit memory BS.When signal GCS exists, make transistor T 3Conducting, and switch will make the transistor T that forms transmission gate 1And T 2Short circuit is not worked transmission gate.
In this case, the unit is only as a NOT-AND gate job.
On the other hand, when the GCS signal does not exist, transistor T 3Not conducting, and crystal T 1And T 2At this moment by clock signal control from NOT-AND gate G1 output CK.This clock signal directly is added to transistor T on the one hand 1, be added to transistor T by phase inverter I4 on the other hand 2, meanwhile, the main output OP of door G1 self is added to transmission gate.At this moment by transmission gate (T 1+ T 2) the output OP of transmission is by by phase inverter I 2And I 3The latch mechanism of forming latchs effectively.In this case, the function of latch cicuit is only finished in the unit.
Following table has been summed up the operation of latch function and the control of transmission gate.
Table 1
CK D OP Transmission gate (T 1?+?T 2)
1 1 0 Close
0 0 1 Open
1 0 1 Close
0 1 0 Open
When input signal CK is in the state of binary one and transmission gate and closes, latch (I 1And I 3) follow the data-signal of input on the D and change.Yet, for preventing when transmission gate will be opened, to have the dropout in the latch, give the signal of transmission gate must be enough soon in case the signal on door G1 input at latch (I 2+ I 3) in work before, the state of switch is changed.Thereby, owing to the transient state time that signal is sent to transmission gate is shorter by the transient state time of NOT-AND gate G1 oneself than signal, so just realized latch (I 2+ I 3) quick conversion.Practical application comprise work in above-mentioned latch mode and and then when being connected into some unit (such two-stage is illustrated as master unit MC and controlled cell SC) of the present invention of shift register, can utilize the phase inverter I of last unit easily 4Paraphase output as the inverted phase clock input of next unit.
In a kind of like this circuit arrangement, obviously, those skilled in the art utilizes a plurality of latch cascades can form a suitable shift register, and the shift register of Xing Chenging can not only increase the speed of service like this, and can more effectively utilize array itself.

Claims (8)

1, a kind of semiconductor integrated circuit that can be made into comprises a zone, this zone is to be formed respectively by a plurality of logical circuits at each separate unit place, each logical circuit has the ability of a limited simple logical function and can only finish simple logical function, should also have the transfer system that between the input and output of logical circuit, forms a limited signal in the zone simultaneously, be used for bearing input, direct path between output, when each path is elected to its conducting state, each logical circuit is said, these paths extend to the input of first group of other logical circuit from its output, and extend to the output of second group of other logical circuit from its input, in all groups (all logical circuits), every group all different with other group, this integrated circuit is characterised in that: also comprise an accessory logic circuit (C) in each separate unit, this accessory logic circuit is configured to such an extent that it can be controlled so that constitute the logical circuit of unit selectively by control device (GCS) can carry out the first or second different simple logical function with accessory logic circuit in the cellular logic circuit.
2, the integrated circuit of claim 1, wherein, accessory logic circuit (C) comprises a phase inverter (I3), it is arranged to relation in parallel and back-to-back with the phase inverter (I2) of logical circuit in the unit, as latch mechanism, the first switching device (T 1, T 2) and second switch device (T 3).
3, the integrated circuit of claim 2, the wherein first switching device (T 1, T 2) be one and comprise the first transistor (T 1) and transistor seconds (T 2) transmission gate, transmission gate (T 1, T 2) can close and open by the signal controlling that sends transmission gate to from above-mentioned logical circuit.
4, claim 2 or 3 integrated circuit, wherein, the second switch device comprises an one-transistor (T 3), its conducting state is controlled by above-mentioned control device (GCS).
5, the integrated circuit of claim 4, wherein, control device (GCS) is made of gate control signal (GCS), when this signal exists, causes one-transistor (T 3) be in conducting state, and with transmission gate (T 1, T 2) short circuit do not work it, like this, the unit only plays the NOT-AND gate function.
6, the integrated circuit of claim 4, wherein, control device is made of gate control signal (GCS), when this signal does not exist, causes one-transistor (T 3) be in nonconducting state, make transmission gate (T 1, T 2) being controlled in the operating state of opening and closing, the unit only plays latch function like this.
7, the integrated circuit of claim 6, wherein logical circuit comprises a logic gates (G1), the configuration of above-mentioned logic gates (G1) makes the transient state time that input signal is delivered to transmission gate shorter by the transient state time of logic gates (G1) than same signal, so make transmission gate close and opening between conversion fast.
8, claim 6 or 7 integrated circuit, the separate unit of wherein a plurality of formation latch cicuits is cascaded into a shift register.
CN89109119A 1988-12-09 1989-12-08 Semiconductor integrated circuit Expired - Fee Related CN1022077C (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
GB888828828A GB8828828D0 (en) 1988-12-09 1988-12-09 Semiconductor integrated circuit
GB8828828.7 1988-12-09

Publications (2)

Publication Number Publication Date
CN1043839A true CN1043839A (en) 1990-07-11
CN1022077C CN1022077C (en) 1993-09-08

Family

ID=10648265

Family Applications (1)

Application Number Title Priority Date Filing Date
CN89109119A Expired - Fee Related CN1022077C (en) 1988-12-09 1989-12-08 Semiconductor integrated circuit

Country Status (11)

Country Link
US (1) US5001368A (en)
EP (1) EP0372749B1 (en)
JP (1) JP3138962B2 (en)
KR (1) KR0130760B1 (en)
CN (1) CN1022077C (en)
AT (1) ATE112114T1 (en)
CA (1) CA2004778C (en)
DE (1) DE68918413T2 (en)
ES (1) ES2064463T3 (en)
GB (1) GB8828828D0 (en)
RU (1) RU2054801C1 (en)

Families Citing this family (34)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5477165A (en) * 1986-09-19 1995-12-19 Actel Corporation Programmable logic module and architecture for field programmable gate array device
US5451887A (en) * 1986-09-19 1995-09-19 Actel Corporation Programmable logic module and architecture for field programmable gate array device
US5198705A (en) * 1990-05-11 1993-03-30 Actel Corporation Logic module with configurable combinational and sequential blocks
US5144166A (en) * 1990-11-02 1992-09-01 Concurrent Logic, Inc. Programmable logic cell and array
US5313119A (en) * 1991-03-18 1994-05-17 Crosspoint Solutions, Inc. Field programmable gate array
US5322812A (en) 1991-03-20 1994-06-21 Crosspoint Solutions, Inc. Improved method of fabricating antifuses in an integrated circuit device and resulting structure
US5237218A (en) * 1991-05-03 1993-08-17 Lattice Semiconductor Corporation Structure and method for multiplexing pins for in-system programming
DE69227144T2 (en) * 1991-05-10 1999-03-18 Kabushiki Kaisha Toshiba, Kawasaki, Kanagawa Programmable logic unit
US5221865A (en) * 1991-06-21 1993-06-22 Crosspoint Solutions, Inc. Programmable input/output buffer circuit with test capability
US5148052A (en) * 1991-10-10 1992-09-15 Intel Corporation Recirculating transparent latch employing a multiplexing circuit
US5347519A (en) * 1991-12-03 1994-09-13 Crosspoint Solutions Inc. Preprogramming testing in a field programmable gate array
CN1120373A (en) * 1993-03-17 1996-04-10 蔡卡得公司 Random access memory (RAM) based configurable arrays
GB9312674D0 (en) 1993-06-18 1993-08-04 Pilkington Micro Electronics Configurabel logic array
US5424654A (en) * 1994-09-22 1995-06-13 Kaplinsky; Cecil H. Programmable macrocell circuit
US5465055A (en) * 1994-10-19 1995-11-07 Crosspoint Solutions, Inc. RAM-logic tile for field programmable gate arrays
US5629636A (en) * 1994-10-19 1997-05-13 Crosspoint Solutions, Inc. Ram-logic tile for field programmable gate arrays
US5532957A (en) * 1995-01-31 1996-07-02 Texas Instruments Incorporated Field reconfigurable logic/memory array
US5754823A (en) * 1995-02-23 1998-05-19 Datalogic, Inc. Configurable I/O system using logic state arrays
US5847580A (en) * 1996-10-10 1998-12-08 Xilinx, Inc. High speed bidirectional bus with multiplexers
US5936424A (en) * 1996-02-02 1999-08-10 Xilinx, Inc. High speed bus with tree structure for selecting bus driver
US5744980A (en) * 1996-02-16 1998-04-28 Actel Corporation Flexible, high-performance static RAM architecture for field-programmable gate arrays
RU2147789C1 (en) * 1996-07-30 2000-04-20 Харьковский государственный технический университет радиоэлектроники Multivalued-coding functional converter
US5760611A (en) * 1996-10-25 1998-06-02 International Business Machines Corporation Function generator for programmable gate array
US5936426A (en) * 1997-02-03 1999-08-10 Actel Corporation Logic function module for field programmable array
US5963050A (en) * 1997-02-26 1999-10-05 Xilinx, Inc. Configurable logic element with fast feedback paths
US6204689B1 (en) 1997-02-26 2001-03-20 Xilinx, Inc. Input/output interconnect circuit for FPGAs
US5920202A (en) * 1997-02-26 1999-07-06 Xilinx, Inc. Configurable logic element with ability to evaluate five and six input functions
US6201410B1 (en) 1997-02-26 2001-03-13 Xilinx, Inc. Wide logic gate implemented in an FPGA configurable logic element
US5942913A (en) * 1997-03-20 1999-08-24 Xilinx, Inc. FPGA repeatable interconnect structure with bidirectional and unidirectional interconnect lines
US5914616A (en) * 1997-02-26 1999-06-22 Xilinx, Inc. FPGA repeatable interconnect structure with hierarchical interconnect lines
US5889411A (en) * 1997-02-26 1999-03-30 Xilinx, Inc. FPGA having logic element carry chains capable of generating wide XOR functions
US6014038A (en) * 1997-03-21 2000-01-11 Lightspeed Semiconductor Corporation Function block architecture for gate array
JP3164066B2 (en) 1998-07-09 2001-05-08 日本電気株式会社 Semiconductor device
US6294926B1 (en) 1999-07-16 2001-09-25 Philips Electronics North America Corporation Very fine-grain field programmable gate array architecture and circuitry

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3342354A1 (en) * 1983-04-14 1984-10-18 Control Data Corp., Minneapolis, Minn. SOFT PROGRAMMABLE LOGIC ARRANGEMENT
US4642487A (en) * 1984-09-26 1987-02-10 Xilinx, Inc. Special interconnect for configurable logic array
GB2202356B (en) * 1985-02-27 1989-10-11 Xilinx Inc Configurable combinational logic circuit
US4706216A (en) * 1985-02-27 1987-11-10 Xilinx, Inc. Configurable logic element
DE3630835C2 (en) * 1985-09-11 1995-03-16 Pilkington Micro Electronics Integrated semiconductor circuit arrangements and systems
JPS62220879A (en) * 1986-03-22 1987-09-29 Hitachi Ltd semiconductor equipment
US4725979A (en) * 1986-12-05 1988-02-16 Monolithic Memories, Inc. Emitter coupled logic circuit having fuse programmable latch/register bypass
US4786904A (en) * 1986-12-15 1988-11-22 Zoran Corporation Electronically programmable gate array having programmable interconnect lines

Also Published As

Publication number Publication date
CA2004778C (en) 2000-04-25
JPH02185118A (en) 1990-07-19
EP0372749B1 (en) 1994-09-21
CN1022077C (en) 1993-09-08
DE68918413T2 (en) 1995-02-23
DE68918413D1 (en) 1994-10-27
EP0372749A3 (en) 1990-08-01
KR0130760B1 (en) 1998-10-01
CA2004778A1 (en) 1990-06-09
KR900011151A (en) 1990-07-11
EP0372749A2 (en) 1990-06-13
RU2054801C1 (en) 1996-02-20
US5001368A (en) 1991-03-19
JP3138962B2 (en) 2001-02-26
GB8828828D0 (en) 1989-01-18
ATE112114T1 (en) 1994-10-15
ES2064463T3 (en) 1995-02-01

Similar Documents

Publication Publication Date Title
CN1043839A (en) Semiconductor integrated circuit
KR950002077B1 (en) High speed output buffer unit that preliminarily sets the output voltage level
EP0128194A1 (en) Programmed logic array.
US4862072A (en) Distributed access serial port test arrangement for integrated circuits
US3925684A (en) Universal logic gate
US5764093A (en) Variable delay circuit
JP2853407B2 (en) Semiconductor memory
US4404663A (en) Integrated circuit
US4395646A (en) Logic performing cell for use in array structures
KR940009284B1 (en) Function selection circuit
US5189320A (en) Programmable logic device with multiple shared logic arrays
US6195296B1 (en) Semiconductor memory device and system
EP0351157B1 (en) Semiconductor integrated circuits
GB2127596A (en) Dynamic type MOSRAM
JPH06291604A (en) Variable delay circuit
US4956850A (en) Digital electronic system
KR940010677B1 (en) Programmable Logic Devices
JPH05101669A (en) Semiconductor memory device
US3882325A (en) Multi-chip latching circuit for avoiding input-output pin limitations
KR19980036007A (en) Comparator
US4803657A (en) Serial first-in-first-out (FIFO) memory and method for clocking the same
USRE36404E (en) Semiconductor memory device for use in apparatus requiring high-speed access to memory cells
US5557581A (en) Logic and memory circuit with reduced input-to-output signal propagation delay
KR0172428B1 (en) Delay cell for 3v and 5v
Whitaker et al. A Programmable Architecture for CMOS Sequential Circuits

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
C53 Correction of patent of invention or patent application
COR Change of bibliographic data

Free format text: CORRECT: PATENTEE; FROM: BOERKINGTON ELECTRONICS CO., LTD. TO: MOTOROLA, INC.

CP03 Change of name, title or address

Address after: Arizona USA

Patentee after: Motorola, Inc.

Address before: Britain Merseyside

Patentee before: Polking Dayton Electronics Co.,Ltd.

C15 Extension of patent right duration from 15 to 20 years for appl. with date before 31.12.1992 and still valid on 11.12.2001 (patent law change 1993)
OR01 Other related matters
ASS Succession or assignment of patent right

Owner name: FREEDOM SEMICONDUCTORS CO.

Free format text: FORMER OWNER: MOTOROLA, INC.

Effective date: 20040820

C41 Transfer of patent application or patent right or utility model
TR01 Transfer of patent right

Effective date of registration: 20040820

Address after: Texas in the United States

Patentee after: FreeScale Semiconductor

Address before: Arizona USA

Patentee before: Motorola, Inc.

C19 Lapse of patent right due to non-payment of the annual fee
CF01 Termination of patent right due to non-payment of annual fee