基于Xilinx FPGA的通用型 CNN卷积神经网络加速器，本设计基于KV260板卡，MpSoC架构均可移植
-
Updated
Dec 13, 2024 - VHDL
#
kv260
Here are 3 public repositories matching this topic...
A high-performance INT8 Matrix Multiplication Accelerator implemented in pure Verilog, optimized for Edge AI inference on Xilinx Kria KV260 (Zynq UltraScale+ MPSoC).
-
Updated
Jun 26, 2026 - VHDL
-
Updated
Dec 16, 2025 - VHDL
Improve this page
Add a description, image, and links to the kv260 topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the kv260 topic, visit your repo's landing page and select "manage topics."