Systolic array PE for matrix multiply — SVA formal verification, OpenLane synthesis
riscv verilog systemverilog icarus-verilog vlsi formal-verification axi4 rtl-design openlane matrix-multiply
-
Updated
May 15, 2026 - SMT