SG11201905916SA - Low density parity check (ldpc) circular buffer rate matching - Google Patents

Low density parity check (ldpc) circular buffer rate matching

Info

Publication number
SG11201905916SA
SG11201905916SA SG11201905916SA SG11201905916SA SG11201905916SA SG 11201905916S A SG11201905916S A SG 11201905916SA SG 11201905916S A SG11201905916S A SG 11201905916SA SG 11201905916S A SG11201905916S A SG 11201905916SA SG 11201905916S A SG11201905916S A SG 11201905916SA
Authority
SG
Singapore
Prior art keywords
circular buffer
international
california
san diego
systematic
Prior art date
Application number
SG11201905916SA
Inventor
Joseph Binamira Soriaga
Shrinivas KUDEKAR
Thomas Joseph Richardson
Jing Jiang
Renqiu Wang
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Publication of SG11201905916SA publication Critical patent/SG11201905916SA/en

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • H03M13/1148—Structural properties of the code parity-check or generator matrix
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • H03M13/1148—Structural properties of the code parity-check or generator matrix
    • H03M13/116—Quasi-cyclic LDPC [QC-LDPC] codes, i.e. the parity-check matrix being composed of permutation or circulant sub-matrices
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • H03M13/1148—Structural properties of the code parity-check or generator matrix
    • H03M13/118—Parity check matrix structured for simplifying encoding, e.g. by having a triangular or an approximate triangular structure
    • H03M13/1185—Parity check matrix structured for simplifying encoding, e.g. by having a triangular or an approximate triangular structure wherein the parity-check matrix comprises a part with a double-diagonal
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • H03M13/1148—Structural properties of the code parity-check or generator matrix
    • H03M13/118—Parity check matrix structured for simplifying encoding, e.g. by having a triangular or an approximate triangular structure
    • H03M13/1185—Parity check matrix structured for simplifying encoding, e.g. by having a triangular or an approximate triangular structure wherein the parity-check matrix comprises a part with a double-diagonal
    • H03M13/1188—Parity check matrix structured for simplifying encoding, e.g. by having a triangular or an approximate triangular structure wherein the parity-check matrix comprises a part with a double-diagonal wherein in the part with the double-diagonal at least one column has an odd column weight equal or greater than three
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/63—Joint error correction and other techniques
    • H03M13/6306—Error control coding in combination with Automatic Repeat reQuest [ARQ] and diversity transmission, e.g. coding schemes for the multiple transmission of the same information or the transmission of incremental redundancy
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/63—Joint error correction and other techniques
    • H03M13/635—Error control coding in combination with rate matching
    • H03M13/6356—Error control coding in combination with rate matching by repetition or insertion of dummy data, i.e. rate reduction
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/63—Joint error correction and other techniques
    • H03M13/635—Error control coding in combination with rate matching
    • H03M13/6362—Error control coding in combination with rate matching by puncturing
    • H03M13/6368—Error control coding in combination with rate matching by puncturing using rate compatible puncturing or complementary puncturing
    • H03M13/6393—Rate compatible low-density parity check [LDPC] codes
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/65—Purpose and implementation aspects
    • H03M13/6502—Reduction of hardware complexity or efficient processing
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/65—Purpose and implementation aspects
    • H03M13/6508—Flexibility, adaptability, parametrability and configurability of the implementation
    • H03M13/6516—Support of multiple code parameters, e.g. generalized Reed-Solomon decoder for a variety of generator polynomials or Galois fields
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0041—Arrangements at the transmitter end
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0056—Systems characterized by the type of code used
    • H04L1/0057—Block codes
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0056—Systems characterized by the type of code used
    • H04L1/0057—Block codes
    • H04L1/0058—Block-coded modulation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/12—Arrangements for detecting or preventing errors in the information received by using return channel
    • H04L1/16—Arrangements for detecting or preventing errors in the information received by using return channel in which the return channel carries supervisory signals, e.g. repetition request signals
    • H04L1/18—Automatic repetition systems, e.g. Van Duuren systems
    • H04L1/1812—Hybrid protocols; Hybrid automatic repeat request [HARQ]
    • H04L1/1819—Hybrid protocols; Hybrid automatic repeat request [HARQ] with retransmission of additional or different redundancy
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/09—Error detection only, e.g. using cyclic redundancy check [CRC] codes or single parity bit

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Probability & Statistics with Applications (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Mobile Radio Communication Systems (AREA)
  • Error Detection And Correction (AREA)
  • Detection And Prevention Of Errors In Transmission (AREA)

Abstract

WO 18/ 1487 42 A (12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT) (19) World Intellectual Property Organization ill~~~~~~~~ 011101VIIIVIIIVIII olo How VIII ow International Bureau (10) International Publication Number WO 2018/148742 Al (43) International Publication Date 16 August 2018 (16.08.2018) WIPO I PCT 1100 St 1108 including systematic mid park,: u (51) International Patent Classification: H03M 13/11 (2006.01) H04L 1/18 (2006.01) H03M 13/00 (2006.01) H0311113/09 (2006.01) (21) International Application Number: PCT/US2018/018034 (22) International Filing Date: 13 February 2018 (13.02.2018) (25) Filing Language: English (26) Publication Language: English (30) Priority Data: 62/458,495 13 February 2017 (13.02.2017) US 15/894,197 12 February 2018 (12.02.2018) US (71) Applicant: QUALCOMM INCORPORATED [US/US]; ATTN: International IP Administration, 5775 Morehouse Drive, San Diego, California 92121-1714 (US). (72) Inventors: SORIAGA, Joseph Binamira; 5775 More- house Drive, San Diego, California 92121-1714 (US). KUDEKAR, Shrinivas; 304 Bencer Court, Raritan, NJ 08869 (US). RICHARDSON, Thomas Joseph; 5775 Morehouse Drive, San Diego, California 92121-1714 (US). JIANG, Jing; 5775 Morehouse Drive, San Diego, Califor- nia 92121-1714 (US). WANG, Renqiu; 5775 Morehouse Drive, San Diego, California 92121-1714 (US). (74) Agent: BURGESS, Jeffrey; Loza & Loza, LLP, 305 North Second Avenue #127, Upland, California 91786 (US). (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JO, JP, KE, KG, KH, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW. (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG). (54) Title: LOW DENSITY PARITY CHECK (LDPC) CIRCULAR BUFFER RATE MATCHING (57) : Aspects of the present disclosure relate to low density parity check (LDPC) coding utilizing a configurable circular buffer for rate matched transmissions such as IR- HARQ transmission. The circular buffer may be configured based on a selected mother code rate and a fixed circular buffer length. For example, the respective sizes of the systematic Prov ide fixed length circular buffer H1102 and parity bit sections of the circular buffer may be variable based on the selected mother code rate. Select mother code rate for circular buffer H1104 Define systematic bit and parity bit sections of the circular buffer based on selected mother code rate 1106 H Encode information block to produce codeword fins systematic and parity bits into circular 1110 buffer Select coded bits for redundancy version of 1112 codeword from circular buffer Transmit redundancy version to receiver over wireless air interface 1114 End FIG. 11 [Continued on next page] WO 2018/148742 Al MIDEDIMOMMIDEFIEOMMIUMEIfiliMEHOIMIE Published: — with international search report (Art. 21(3))
SG11201905916SA 2017-02-13 2018-02-13 Low density parity check (ldpc) circular buffer rate matching SG11201905916SA (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US201762458495P 2017-02-13 2017-02-13
US15/894,197 US10348329B2 (en) 2017-02-13 2018-02-12 Low density parity check (LDPC) circular buffer rate matching
PCT/US2018/018034 WO2018148742A1 (en) 2017-02-13 2018-02-13 Low density parity check (ldpc) circular buffer rate matching

Publications (1)

Publication Number Publication Date
SG11201905916SA true SG11201905916SA (en) 2019-08-27

Family

ID=63105487

Family Applications (1)

Application Number Title Priority Date Filing Date
SG11201905916SA SG11201905916SA (en) 2017-02-13 2018-02-13 Low density parity check (ldpc) circular buffer rate matching

Country Status (9)

Country Link
US (1) US10348329B2 (en)
EP (1) EP3580851B1 (en)
JP (1) JP7211954B2 (en)
KR (1) KR102652057B1 (en)
CN (1) CN110249538B (en)
BR (1) BR112019016626A2 (en)
SG (1) SG11201905916SA (en)
TW (1) TWI751284B (en)
WO (1) WO2018148742A1 (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11671120B2 (en) 2015-11-12 2023-06-06 Qualcomm Incorporated Puncturing for structured low density parity check (LDPC) codes
US11831332B2 (en) 2016-06-14 2023-11-28 Qualcomm Incorporated High performance, flexible, and compact low-density parity-check (LDPC) code
US12261693B2 (en) 2017-07-07 2025-03-25 Qualcomm Incorporated Communication techniques applying low-density parity-check code base graph selection
US12476733B2 (en) 2017-06-19 2025-11-18 Qualcomm Incorporated Communication techniques with self-decodable redundancy versions (RVs) using systematic codes

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108400832B (en) * 2017-02-06 2022-09-09 华为技术有限公司 Data processing method and communication device
CN108809509B (en) * 2017-05-05 2021-01-22 电信科学技术研究院 Method and device for selecting basic diagram of low-density parity check code
US10312939B2 (en) 2017-06-10 2019-06-04 Qualcomm Incorporated Communication techniques involving pairwise orthogonality of adjacent rows in LPDC code
CN109391360B (en) 2017-08-11 2022-04-12 中兴通讯股份有限公司 Data coding method and device
WO2019164515A1 (en) * 2018-02-23 2019-08-29 Nokia Technologies Oy Ldpc codes for 3gpp nr ultra-reliable low-latency communications
EP3895323B1 (en) * 2019-01-11 2025-06-25 Huawei Technologies Co., Ltd. Data retransmission in wireless network
WO2020199225A1 (en) * 2019-04-05 2020-10-08 Qualcomm Incorporated Rate matching for different transmission modes
WO2021010623A1 (en) * 2019-07-12 2021-01-21 엘지전자 주식회사 Encoding scheme for harq operation
CN112865810B (en) * 2019-11-28 2026-03-10 华为技术有限公司 Coding and decoding method and device
WO2021159057A1 (en) * 2020-02-07 2021-08-12 Ofinno, Llc Transmission and access in wireless networks
US11411779B2 (en) 2020-03-31 2022-08-09 XCOM Labs, Inc. Reference signal channel estimation
CA3195885A1 (en) 2020-10-19 2022-04-28 XCOM Labs, Inc. Reference signal for wireless communication systems
WO2022093988A1 (en) 2020-10-30 2022-05-05 XCOM Labs, Inc. Clustering and/or rate selection in multiple-input multiple-output communication systems
US11764911B2 (en) 2021-04-05 2023-09-19 Nokia Technologies Oy Method of shifting redundancy version for the transmission of a transport block over multiple slots
WO2022241436A1 (en) 2021-05-14 2022-11-17 XCOM Labs, Inc. Scrambling identifiers for wireless communication systems
CN115811379A (en) * 2021-09-15 2023-03-17 华为技术有限公司 Encoding method, decoding method and related device
US12598033B2 (en) * 2022-04-04 2026-04-07 Qualcomm Incorporated Network coding for multi-link device networks
US20240348364A1 (en) * 2023-04-13 2024-10-17 Hong Kong Applied Science And Technology Research Institute Methods and apparatuses for facilitating de-rate matching of bits of transmitted symbols formed after a rate matching procedure
WO2025118454A1 (en) * 2023-12-05 2025-06-12 Huawei Technologies Co., Ltd. Rate matching method and apparatuses
WO2025216498A1 (en) * 2024-04-08 2025-10-16 삼성전자 주식회사 Method for designing base graph of low-density parity-check code in communication system, said base graph, and encoding/decoding method and apparatus therefor

Family Cites Families (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6633865B1 (en) 1999-12-23 2003-10-14 Pmc-Sierra Limited Multithreaded address resolution system
US6633856B2 (en) 2001-06-15 2003-10-14 Flarion Technologies, Inc. Methods and apparatus for decoding LDPC codes
US6961888B2 (en) 2002-08-20 2005-11-01 Flarion Technologies, Inc. Methods and apparatus for encoding LDPC codes
CA2571262C (en) * 2004-06-16 2015-08-11 Infinera Corporation Universal digital framer architecture for transport of client signals of any client payload and format type
CN101253704A (en) * 2005-08-30 2008-08-27 三星电子株式会社 Device and method for transmitting and receiving data in frequency division multiple access system and system thereof
KR20070080392A (en) * 2006-02-07 2007-08-10 삼성전자주식회사 Method for puncturing ldpc code
CN101641896A (en) * 2007-03-27 2010-02-03 高通股份有限公司 Circular buffer based rate matching
US9686044B2 (en) * 2007-03-27 2017-06-20 Qualcomm Incorporated Rate matching with multiple code block sizes
US8726121B2 (en) * 2007-03-27 2014-05-13 Qualcomm Incorporated Circular buffer based rate matching
CN101075857B (en) * 2007-04-29 2010-05-26 中兴通讯股份有限公司 A block interleaving method of turbo code and HARQ packet generation method
WO2008147123A1 (en) * 2007-05-29 2008-12-04 Samsung Electronics Co., Ltd. Apparatus and method for mapping symbols to resources in a mobile communication system
US20080301536A1 (en) * 2007-05-31 2008-12-04 Interdigital Technology Corporation Channel coding and rate matching for lte control channels
CN101325474B (en) * 2007-06-12 2012-05-09 中兴通讯股份有限公司 Channel Coding and Modulation Mapping Method of Hybrid Automatic Retransmission Request for LDPC Codes
WO2008153353A1 (en) * 2007-06-13 2008-12-18 Lg Electronics Inc. Method for sub -packet generation with adaptive bit index
US7890834B2 (en) * 2007-06-20 2011-02-15 Motorola Mobility, Inc. Apparatus comprising a circular buffer and method for assigning redundancy versions to a circular buffer
US8189559B2 (en) * 2007-07-23 2012-05-29 Samsung Electronics Co., Ltd. Rate matching for hybrid ARQ operations
US7986741B2 (en) * 2007-09-28 2011-07-26 Samsung Electronics Co., Ltd. Method and apparatus of improved circular buffer rate matching for turbo-coded MIMO-OFDM wireless systems
CN101188428B (en) * 2007-12-10 2012-09-05 中兴通讯股份有限公司 Speed matching method of limited length circular buffer of LDPC code
US7924763B2 (en) * 2007-12-11 2011-04-12 Motorola Mobility, Inc. Method and appratus for rate matching within a communication system
CN101867443B (en) * 2009-04-14 2015-05-20 中兴通讯股份有限公司 Rate matching method and device
TWI419481B (en) * 2009-12-31 2013-12-11 Nat Univ Tsing Hua Low density parity check codec and method of the same
US8566667B2 (en) * 2011-07-29 2013-10-22 Stec, Inc. Low density parity check code decoding system and method
US9753733B2 (en) * 2012-06-15 2017-09-05 Apple Inc. Methods, apparatus, and processors for packing multiple iterations of loop in a loop buffer
US9844036B2 (en) * 2013-01-02 2017-12-12 Lg Electronics Inc. Data transmission method for terminal in a wireless communication system, and terminal using the method
WO2015006640A1 (en) 2013-07-11 2015-01-15 Interdigital Patent Holdings, Inc. Systems and methods for smart harq for wifi
CA2951963C (en) 2014-06-13 2019-07-23 Huawei Technologies Co., Ltd. Transmitter and receiver devices performing repetition before interleaving and puncturing after interleaving and methods thereof
US10541781B2 (en) 2016-01-29 2020-01-21 Intel IP Corporation Rate matching using low-density parity-check codes
WO2017171396A1 (en) 2016-03-29 2017-10-05 엘지전자 주식회사 Method by which base station and terminal transmit and receive data signal in wireless communication system, and device for supporting same
US10362565B2 (en) 2016-06-29 2019-07-23 Lg Electronics Inc. Method and user equipment for transmitting uplink signal, and method and base station for receiving uplink signal

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11671120B2 (en) 2015-11-12 2023-06-06 Qualcomm Incorporated Puncturing for structured low density parity check (LDPC) codes
US11831332B2 (en) 2016-06-14 2023-11-28 Qualcomm Incorporated High performance, flexible, and compact low-density parity-check (LDPC) code
US11942964B2 (en) 2016-06-14 2024-03-26 Qualcomm Incorporated Methods and apparatus for compactly describing lifted low-density parity-check (LDPC) codes
US12476733B2 (en) 2017-06-19 2025-11-18 Qualcomm Incorporated Communication techniques with self-decodable redundancy versions (RVs) using systematic codes
US12261693B2 (en) 2017-07-07 2025-03-25 Qualcomm Incorporated Communication techniques applying low-density parity-check code base graph selection

Also Published As

Publication number Publication date
TW201838344A (en) 2018-10-16
US20180234114A1 (en) 2018-08-16
CN110249538B (en) 2023-07-14
EP3580851A1 (en) 2019-12-18
KR102652057B1 (en) 2024-03-27
US10348329B2 (en) 2019-07-09
EP3580851B1 (en) 2024-07-24
KR20190113828A (en) 2019-10-08
JP2020507993A (en) 2020-03-12
BR112019016626A2 (en) 2020-04-07
JP7211954B2 (en) 2023-01-24
CN110249538A (en) 2019-09-17
WO2018148742A1 (en) 2018-08-16
TWI751284B (en) 2022-01-01

Similar Documents

Publication Publication Date Title
SG11201905916SA (en) Low density parity check (ldpc) circular buffer rate matching
SG11201905827RA (en) Multiple low density parity check (ldpc) base graph design
SG11201808344UA (en) Enhanced puncturing and low-density parity-check (ldpc) code structure
SG11201905918RA (en) Feedback techniques for wireless communications
SG11201906279XA (en) Mutual-information based recursive polar code construction
SG11201808364RA (en) Methods and apparatus for efficiently generating multiple lifted low-density parity-check (ldpc) codes
SG11201911638SA (en) Communication techniques applying low-density parity-check code base graph selection
SG11201809479PA (en) Methods and apparatus for compactly describing lifted low-density parity-check (ldpc) codes
SG11201908682SA (en) Configurable intra-slot frequency hopping for a variable length uplink control channel
SG11201909222YA (en) Mapping of channel encoded bits to symbol for retransmission
SG11201905069SA (en) Broadcast channel encoding and decoding
SG11201908470UA (en) Enzymatic production of hexoses
SG11201809169PA (en) Harq-ack multiplexing in pusch
SG11201907088PA (en) Multi-harq methods and apparatus for codeblock group based transmissions
SG11201907508WA (en) Single slot short pucch with support for intra slot frequency hopping
SG11201907144WA (en) Synchronization signal transmission in a new radio wireless communication system
SG11201908261PA (en) Configuring multi-channel transmission for ranging accuracy
SG11201809874SA (en) Systems and methods for locating a wireless device
SG11201901640RA (en) Method and apparatus for reception of transmit power related information
SG11201909038RA (en) Pbch signal design and efficient continuous monitoring and polar decoding
TW200635393A (en) Method and arrangement for bi-directional relaying in wireless communication systems
SG11201905921PA (en) Distributed multi-user (mu) wireless communication
SG11201908761XA (en) Transmission scheme for wireless communication systems
SG11201907573PA (en) Scheduling request for one or more uplink transmissions using narrowband communications
SG11201807367RA (en) Indicating start and stop symbols of pdsch and pusch through pdcch